SystemVerilog supports templates for generic code writing using parameterized classes. Here we’re going to describe some of the design patterns in the code that make up the UVM base class library.

Object-Oriented Programming (OOP): A programming paradigm centred on the use of objects and classes to structure software, fundamental to the application of many design patterns.