The difference is simple: combinatorial logic is all logic gates ... create an instance of the module we want to test: The variables need to be initialized. Verilog provides an initial block ...

Just like a hardware AND gate doesn’t “scan” its inputs, an FPGA processes all of its inputs and generates outputs. In the case of cynth, each C function creates a Verilog module that has ...