You could, of course, work out similar logic with the NAND gates, if you like. The FPGA/CPU Connection It isn’t unusual to be doing this kind of logic design on FPGAs.