You can do the equivalent of Verilog reduction operators in VHDL by using a loop statement or a function. Conditional operator. Only Verilog has a conditional operator; it consists of the symbols “?” ...