The 16*16 bit reversible multiplier is correlated to a non-reversible 16*16-bit multiplier, supported on the pperformance factors like propagation delay, and area (slice LUTs).

Here, the reversible low power n-bit binary comparator has been designed. The two new reversible gates namely BJS and HLN gates are used to design an n-bit binary comparator.